Analysis of the implementation efficiency of digital signal processing systems on the technological platform SoC ZYNQ 7000

Olexander Shkil, Oleh Filippenko, Dariia Rakhlis, Inna Filippenko, Valentyn Korniienko

Abstract


The subject of this paper is the analysis of DSP algorithm implementations based on HLS synthesis and SIMD instructions acceleration on the SoC hardware platform. The goal of this article is to analyze various FIR filter software and hardware implementations based on the technological platform SoC ZYNQ 7000 while obtaining metrics of hardware resource consumption, power efficiency, and execution performance. The tasks are as follows: determine the ways of implementing algorithms; choose the analysis criteria for multivariate experiment; implement algorithms using SIMD instructions on the ARM part of the given SoC; implement algorithms using High-Level Synthesis for the FPGA part; and measure and obtain the results for each signal topology.  The used methods: High-Level Synthesis, optimization techniques based on vector instructions, and multivariate experiment analysis. The following results were obtained: for the given criteria and metrics. The FIR filter was implemented on the ZedBoard development platform with SoC ZYNQ 7000. The data were obtained from post-synthesis power analysis and dynamic SoC consumption using tools from Xilinx and Analog Devices. The corresponding IP blocks were implemented using High-Level Synthesis. The experiment was completed to obtain execution performance metrics. Conclusions. The scientific novelty of the obtained results is summarized as follows: the competitor analysis was performed for the set of implementations of the given algorithms deployed on the ZYNQ platform using both SIMD instructions and several HLS-based topologies for the FPGA-offload execution strategy. The analysis of the multivariate experiment was also completed for selected criteria, power consumption, filtering speed (inverse value – delay), and the amount of hardware costs as a percentage of the used resources.

Keywords


digital filters; digital signal processing algorithms; audio signals; embedded systems; SoC; FPGA; programming language C; high level synthesis

Full Text:

PDF

References


Cannon, D., Fang, T., & Saniie, J. Modular delay audio effect system on FPGA. IEEE International Conference on Electro Information Technology (EIT’22), Mankato, USA 19-21 May, 2022 , pp. 248–251. DOI: 10.1109/eIT53891.2022.9813875.

Xie, W., & Yang, F. Design and implementation of audio stream processing based on ZYNQ. IEEE 6th information technology and mechatronics engineering conference (ITOEC), Chongqing, China, 4-6 March 2022, pp. 589–592. DOI: 10.1109/ITOEC53115.2022. 9734347.

Popoff, M., Michon, R., Risset, T., Cochard, P., Letz, S., Orlarey, Y., & Dinechim, de F. Audio DSP to FPGA Compilation: The Syfala Toolchain Approach, Research report №9507, Grame, Emeraude: Inria, 2023. 18 p. Available at: https://hal-lara.archives-ouvertes.fr/hal-04099135 (accessed 10.05.24).

Kortli, Y., Gabsi, S., Jridi, M., Alfalou, A., & Atri, M. HW/SW co-design technique for 2D fast fourier transform algorithm on Zynq SoC. Integration, 2021, vol. 82, pp. 78–88. DOI: 10.1016/j.vlsi.2021.09.005.

Shkil', O. S., Rakhlis, D. Yu., Filipenko, I. V., Korniyenko, V. R., & Rozhnova, T. H. Avtomatyzovane proyektuvannya vbudovanykh system tsyfrovoho obroblennya syhnaliv na plat-formi SoC [Automated design of embedded digital signal processing systems on SoC platform]. Suchasnyy stan naukovykh doslidzhen' ta tekhnolohiy v promyslovosti – Innovative technologies and scientific solutions for industries, 2024, vol. 1 (27), pp. 72–83. DOI: 10.30837/ITSSI.2024.27.192.

Konstantakos, V., Kosmatopoulos, K., Nikolaidis, S., & Laopoulos, T. Measurement of power consumption in digital systems. IEEE Transactions on Instrumentation and Measurement, 2006, vol. 55, no. 5, pp. 1662–1670. DOI: 10.1109/tim.2006.880311.

Kruglov, A., & Succi, G. Developing sustainable and energy-efficient software systems. Springer International Publ., Cham, 2023. 77 p. DOI: 10.1007/978-3-031-11658-2.

Wu, H., Chen, C., & Weng, K. A Simplified design of automatic energy consumption measuring platform for embedded systems. Journal of Physics: Conference Series, 2020, vol. 1575, pp. 1–6. DOI: 10.1088/1742-6596/1575/1/012073.

Railis, K., Tsoutsouras, V., Xydis, S., & Soudris, D. Energy profile analysis of Zynq-7000 programmable SoC for embedded medical processing: Study on ECG arrhythmia detection. 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Bremen, Germany, 21-23 September 2016, pp. 275–282. DOI: 10.1109/patmos.2016.7833699.

Toft, J. K., & Nannarelli, A. Implementation of hardware accelerators on Zynq. DTU Compute Technical Report. Technical University of Denmark, 2016, No. 7. 26 p. Available at: https:// orbit.dtu.dk/files/125849853/tr16_07_Nannarelli_A.pdf (accessed 10.04.24).

Giorgi, R., Khalili, F., & Procaccini, M. Energy Efficiency Exploration on the ZYNQ Ultrascale+. 30th International Conference on Microelectronics (ICM’2018), Sousse, Tunisia, 2018, pp. 48–54. DOI: 10.1109/icm.2018.8704092.

Ibro, M., & Marinova, G. Review on Low-Power Consumption Techniques for FPGA-based designs in IoT technology. 16th International Conference on Telecommunications (ConTEL’2021), Zagreb, Croatia, 30 June-2 July 2021, pp. 110–114. DOI: 10.23919/ConTEL 52528.2021.9495970.

Si, Q., & Schafer, B. C. MOSAIC: maximizing resource sharing in behavioral application specific processors. Microprocessors and Microsystems, 2024, vol. 106, pp. 1–9. DOI: 10.1016/j.micpro.2024.105039.

Si, Q., & Schafer, B. C. PEPA: performance enhancement of embedded processors through HW accelerator resource sharing. Great Lakes Symposium on VLSI (GLSVLSI'23), New York, 2023, pp. 23–28. DOI: 10.1145/3583781.3590277.

Rashid, Md. I., & Schafer, B. C. Fast and inexpensive high-level synthesis design space exploration: Machine learning to the rescue. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, vol. 42 (11), pp. 3939–3950. DOI: 10.1109/TCAD.2023.3258341.

Architecture Neon. Arm Developer. Available at: https://developer.arm.com/ Architectures/%20Neon (accessed 02.04.2024).

Zhang, K., Su, H., Zhang, P., & Dou, Y. Data layout transformation for stencil computations using ARM NEON extension. IEEE 22nd International Conference on High Performance Computing and Communications; IEEE 18th International Conference on Smart City; IEEE 6th International Conference on Data Science and Systems (HPCC/SmartCity/DSS), Yanuca Island, Cuvu, Fiji, 2020, pp. 180–188. DOI: 10.1109/hpcc-smartcity-dss50907.2020.00023.

Box, E. P. G., Hunter, W. G., & Hunter, J. S. Statistics for experimenters: design, innovation, and discovery. 2nd ed. Hoboken, New Jersey, John Wiley & Sons Publ., 2005. 672 p. URL: https://pages.stat.wisc.edu/~yxu/Teaching/16%20spring%20Stat602/%5BGeorge_E._P._Box,_J._Stuart_Hunter,_William_G._Hu(BookZZ.org).pdf (accessed 10.04.24).

Smith, S. W. The scientist and engineer's guide to digital signal processing. 2nd ed. San Diego, California, California Technical Publ., 1999. 650 p. URL: https://www.dspguide.com/ pdfbook.htm (accessed 10.04.24).




DOI: https://doi.org/10.32620/reks.2024.4.14

Refbacks

  • There are currently no refbacks.