Description styles of fault-tolerant finite state machines for unmanned aerial vehicles

Valery Salauyou

Abstract


The subject matter of this article is finite state machines (FSMs), which are used as control devices in unmanned aerial vehicles (UAVs). The goal of this study is to develop description styles for fault-tolerant FSMs in hardware description languages (HDLs) that prevent failures in the state register and in the input vector of the FSM. The tasks to be solved are as follows: development of description methods for FSM transitions from illegal states in case of failure in the state register, as well as for FSM transitions from each state in case of failure in the input vector; determination of FSM output vector values in case of the above failures; development of description styles for fault-tolerant FSMs; and investigation of the efficiency of the proposed description styles for fault-tolerant FSMs. The methods used are: the theory of finite state machines, state encoding methods of FSMs, description styles of FSMs, and Verilog hardware description language. The following results were obtained: two styles of describing fault-tolerant FSMs have been developed, safe0 and safe1, which do not increase the area and do not decrease the performance of FSMs, and in some cases allow the area to be reduced (for some examples by a factor of 4.8) and increase the performance (for some examples by a factor of 2.355). In addition, the description styles of fault-tolerant FSMs neutralize design errors when transitions are described in each state but not for all possible values of input variables. Conclusions. In this paper, the problem of designing fault-tolerant FSMs when the values of bits in the state register or in the input vector of the FSM change because of the negative external impact is described. Different ways of solving the problem at the level of FSM description in HDL are considered. Two description styles for fault-tolerant FSMs are proposed: safe0 and safe1. The fault tolerance of FSMs is provided in the following manner. When the input vector is not defined in the FSM specification for a specific state, the FSM will remain in the initial transition state, i.e. the FSM will not transit to another state. If the code of the illegal state is set in the state register, the FSM will transition to the start state. For all these faults, the safe0 style provides a zero output vector at the FSM output, whereas the safe1 style preserves the value of the previous output vector. A promising direction for future research seems to be the development of new styles and methods of FSM description, aimed at improving the FSM parameters (an area, a performance and a power consumption), as well as improving the reliability and fault tolerance of FSMs.

Keywords


finite state machine (FSM); fault tolerance; hardware description language (HDL); Verilog; field programmable gate array (FPGA); unmanned aerial vehicle (UAV)

Full Text:

PDF

References


Yang, S. Logic Synthesis and optimization benchmarks user guide. Version 3.0. Microelectronics Center of North Caro-lina (MCNC), 1991. 45 p. DOI: 4a86519e41bb8dbaa8d2c9ba434030f48de85ce7.

Kratky, M., & Minarik, V. The non-destructive methods of fight against UAVs. International conference on military technologies (ICMT), Brno, Czech Republic, 2017, pp. 690-694. DOI: 10.1109/MILTECHS.2017.7988845.

Curpen, R., Bălan, T., Micloş, I. A., & Comănici, I. Assessment of signal jamming efficiency against LTE UAVs. International Conference on Communications (COMM), Bucharest, Romania, 2018, pp. 367-370. DOI: 10.1109/ICComm.2018.8484746.

Arnold, C., & Brown, J. Performance evaluation for tracking a malicious UAV using an autonomous UAV swarm. 11th IEEE Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON), New York, USA, 2020, pp. 0707-0712. DOI: 10.1109/UEMCON51285.2020.9298062.

Kong, P. Y. A survey of cyberattack countermeasures for unmanned aerial vehicles. IEEE Access. 2021, no. 9, pp. 148244-148263. DOI: 10.1109/ACCESS.2021.3124996.

Jin, W. C., Kim, K., & Choi, J. W. Adaptive jamming considering location information inaccuracy for anti-UAV system. International Conference on Information Networking (ICOIN), Jeju Island, Korea (South), 2021, pp. 480-482. DOI: 10.1109/ICOIN50884.2021.9334027.

Lei, Z., Ding, P., Zheng, W., Fei, X., & Fan, H. UAV countermeasure technology based on partial-band noise jamming. 33rd Chinese Control and Decision Conference (CCDC), Kunming, China, 2021, pp. 1456-1461. DOI: 10.1109/CCDC52312.2021.9602343

Min, S. H., Jung, H., Kwon, O., Sattorov, M., Kim, S., Park, S. H., ... & Park, G. S. Analysis of electromagnetic pulse effects under high-power microwave sources. IEEE Access, 2021, no. 9, pp. 136775-136791. DOI: 10.1109/ACCESS.2021.3117395.

Šimon, O., Götthans, T., & Popela, M. Commercial UAV jamming possibilities. 32nd International Conference Radioelektronika (RADIOELEKTRONIKA), Kosice, Slovakia, 2022, pp. 1-6. DOI: 10.1109/RADIOELEKTRONIKA54537.2022.9764904.

Kaushik, K., Negi, R., & Dev, P. An electronic warfare approach for deploying a software-based Wi-Fi jammer. 5th International Conference on Contemporary Computing and Informatics (IC3I), Uttar Pradesh, India, 2022, pp. 43-47. DOI: 10.1109/IC3I56241.2022.10073447.

Pohasii, S., Korolov, R., Vorobiov, B., Bril, M., Serhiienko, O., & Milevskyi, S. UAVs intercepting possibility substantiation: economic and technical aspects. IEEE 4th International Conference on Modern Electrical and Energy System (MEES), Kremenchuk, Ukraine, 2022, pp. 1-6. DOI: 10.1109/MEES58014.2022.10005710.

Watanabe, K., Sakai, R., Tanaka, S., Nagata, M., Osaka, H., Nakamura, A., ... & Gotoh, K. Electromagnetic Interference With the Mobile Communication Devices in Unmanned Aerial Vehicles and Its Countermeasures. IEEE Access, 2024, no. 12, pp. 11642-11652. DOI: 10.1109/ACCESS.2024.3351216.

Wang, Z., Cui, A., & Qu, G. A low-cost fault injection attack resilient FSM design. IEEE 33rd International System-on-Chip Conference (SOCC), Las Vegas, USA, 2020, pp. 19-24. DOI: 10.1109/SOCC49529.2020.9524779.

Cassel, M., & Lima, F. Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs. IEEE International On-Line Testing Symposium (IOLTS'06), Lake Como, Italy, 2006, pp. 6-pp. DOI: 10.1109/IOLTS.2006.32.

El-Maleh, A. H. A sequential circuit fault tolerance technique with enhanced area and power. IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), Abu Dhabi, United Arab Emirates, 2015, pp. 301-304. DOI: 10.1109/ISSPIT.2015.7394348.

Juretus, K., & Savidis, I. Synthesis of hidden state transitions for sequential logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, vol. 40, no. 1, pp. 11-23. DOI: 10.1109/TCAD.2020.2994259.

Li, M., Xu, S., Wan, F., Gu, J., Peng, M., & Jiang, J. Non-intrusive design of self-checking FSM based on convolutional codes. Tsinghua Science & Technology, 2007, vol. 12, no. S1, pp. 73-77. DOI: 10.1016/S1007-0214(07)70087-1.

Wang, Z., & Karpovsky, M. Robust FSMs for cryptographic devices resilient to strong fault injection attacks. IEEE 16th International On-Line Testing Symposium. Corfu, Greece, 2010. DOI: 10.1109/IOLTS.2010.5560195.

Sooraj, S., Manasy, M., & Bhakthavatchalu, R. Fault tolerant FSM on FPGA using SEC-DED code algorithm. International Conference on Technological Advancements in Power and Energy (TAP Energy), Kollam, India, 2017, pp. 1-6. DOI: 10.1109/TAPENERGY.2017.8397309.

Sooraj, S., & Bhakthavatchalu, R. Hamming 3 algorithm for improving the reliability of SRAM based FPGAs. International Conference on Communication and Signal Processing (ICCSP), Chennai, India, 2017, pp. 0938-0942. DOI: 10.1109/ICCSP.2017.8286508.

Nidhin, T. S., Bhattacharyya, A., Behera, R. P., Jayanthi, T., & Velusamy, K. Verification of fault tolerant techniques in finite state machines using simulation based fault injection targeted at FPGAs for SEU mitigation. 4th International Conference on Electronics and Communication Systems (ICECS), Coimbatore, India, 2017, pp. 153-157. DOI: 10.1109/ECS.2017.8067859.

Nahiyan, A., Farahmandi, F., Mishra, P., Forte, D., & Tehranipoor, M. Security-aware FSM design flow for identifying and mitigating vulnerabilities to fault attacks. IEEE Transactions on Computer-aided design of integrated circuits and systems, 2018, vol. 38, no. 6, pp. 1003-1016. DOI: 10.1109/TCAD.2018.2834396.

Choudhury, M., Gao, M., Tajik, S., & Forte, D. TAMED: transitional approaches for LFI resilient state machine encoding. IEEE International Test Conference (ITC), Anaheim, USA, 2022, pp. 46-55. DOI: 10.1109/ITC50671.2022.00011.

Tiwari, A., & Tomko, K. A. Enhanced reliability of finite-state machines in FPGA through efficient fault detection and correction. IEEE Transactions on Reliability, 2005, vol. 54, no. 3, pp. 459-467. DOI: 10.1109/TR.2005.853438.

Frigerio, L., & Salice, F. RAM-based fault tolerant state machines for FPGAs. 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), Rome, Italy, 2007, pp. 312-320. DOI: 10.1109/DFT.2007.33.

Solov’ev V. V. Structural models for failure detection of Moore finite-state machines. Journal of Computer and Systems Sciences International, 2023, vol. 62, no. 6, pp. 977–990. DOI: 10.1134/S1064230723060102.

Salauyou V. Structural models of Mealy finite state machines detecting faults in control systems. Radioelectronic and Computer Systems, 2023, no. 3, pp. 173-186. DOI: 10.32620/reks.2023.3.14.

Choi, S., Park, J., & Yoo, H. Area-efficient fault tolerant design for finite state machines. International Conference on Electronics, Information, and Communication (ICEIC), Barcelona, Spain, 2020, pp. 1-2. DOI: 10.1109/ICEIC49074.2020.9051122.

Farahmandi, F., & Mishra, P. FSM anomaly detection using formal analysis. IEEE International Conference on Computer Design (ICCD), Boston, USA, 2017, pp. 313-320. DOI: 10.1109/ICCD.2017.55.

Salauyou, V., & Zabrocki, Ł. Coding techniques in Verilog for finite state machine designs in FPGA. IFIP International Conference on Computer In-formation Systems and Industrial Management (CISIM), Belgrade, Serbia, 2019, pp. 493-505. DOI: 10.1007/978-3-030-28957-7_41.




DOI: https://doi.org/10.32620/reks.2024.1.15

Refbacks

  • There are currently no refbacks.