Technologies for implementing of artificial intelligence as a service based on hardware accelerators

Artem Perepelitsyn, Yelyzaveta Kasapien, Herman Fesenko, Vyacheslav Kharchenko

Abstract


The subject of study in this article is modern technologies, tools and methods of building AI systems as a service using FPGA as a platform. The goal is to analyze modern technologies and tools used to develop FPGA-based projects for systems that implement artificial intelligence as a service and to prepare a practical AI service prototype. Task: to analyze the evolution of changes in the products of leading manufacturers of programmable logic devices and experimental and practical examples of the implementation of the paradigm of continuous reprogramming of programmable logic; analyze the dynamics of changes in the development environment of programmable logic systems for AI; analyze the essential elements of building projects for AI systems using programmable logic. According to the tasks, the following results were obtained. The area of application of hardware implementation of artificial intelligence for on-board and embedded systems including airspace industry, smart cars and medical systems is analyzed. The process of programming FPGA accelerators for AI projects is analyzed. The analysis of the capabilities of FPGA with HBM for building projects that require enough of high speed memory is performed. Description languages, frameworks, the hierarchy of tools for building of hardware accelerators for AI projects are analyzed in detail. The stages of prototyping of AI projects using new FPGA development tools and basic DPU blocks are analyzed. The parameters of the DPU blocks were analyzed. Practical steps for building such systems are offered. The practical recommendations for optimizing the neural network for FPGA implementation are given. The stages of neural network optimization are provided. The proposed steps include pruning of branches with low priority and the use of fixed point computations with custom range based on the requirements of an exact neural network. Based on these solutions, a practical case of AI service was prepared, trained and tested. Conclusions. The main contribution of this study is that, based on the proposed ideas and solutions, the next steps to create heterogeneous systems based on the combination of three elements are clear: AI as a service, FPGA accelerators as a technology for improving performance, reliability and security, and cloud or Edge resources to create FPGA infrastructure and AI as service. The development of this methodological and technological basis is the direction of further R&D.

Keywords


Artificial Intelligence; FPGA; AI as a Service; Heterogeneous AI System Design; Hardware AI Accelerators; DPU; AI development tools; XRT

References


Perepelitsyn, A., Zarizenko, I., Kulanov, V. FPGA as a Service Solutions Development Strategy. Proceedings 2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies, DESSERT 2020, 2020, pp. 376–380. DOI: 10.1109/DESSERT50317.2020.9125017.

Vitis AI User Guide, Xilinx, UG1414 (v2.5). Available at: https://docs.xilinx.com/r/en-US/ug1414-vitis-ai. (accessed June 15, 2022).

Moskalenko, V., Moskalenko, A. Neural network based image classifier resilient to destructive perturbation influences – architecture and training method. Radioelectronic and Computer Systems, 2022, no. 3, pp. 95-109. DOI: 10.32620/reks.2022.3.07.

Bouraou, N., Yutskevych, S., Kompanets, А. Applications of neural networks for crack initiation and propagation monitoring in aircraft structures. Aerospace Technic and Technology, 2021, no. 4sup2, pp. 99-103. DOI: 10.32620/aktt.2021.4sup2.13.

AI Engine Kernel Coding Best Practices, Xilinx, UG1079 (v2022.2). Available at: https://docs.xilinx.com/r/en-US/ug1079-ai-engine-kernel-coding. (accessed October 19, 2022).

Vitis HLS User Guide, Xilinx, UG1399 (v2021.1). Available at: https://docs.xilinx.com/r/en-US/ug1399-vitis-hls. (accessed August 5, 2021).

Alveo U280 Data Center Accelerator Card User Guide, Xilinx, UG1314 (v1.3). Available at: https://www.sandycast.com/support/documentation/

boards_and_kits/accelerator-cards/ug1314-u280-reconfig-accel.pdf. (accessed February 27, 2020).

UltraFast Design Methodology Guide for the Vivado Design Siute, Xilinx, UG949 (v2019.2). Available at: https://docs.xilinx.com/v/u/2019.2-English/ug949-vivado-design-methodology. (accessed December 6, 2019).

What is an AI accelerator? Available: https://www.synopsys.com/ai/what-is-an-ai-accelerator.html. (accessed February 27, 2022).

Vitis Unified Software Platform Documentation: Application Acceleration Development, Xilinx, UG1393 (v2019.2). Available at: https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration. (accessed February 28, 2020).

UltraScale Architecture Memory Resources. User Guide, Xilinx, UG573 (v1.10). Available at: https://docs.xilinx.com/v/u/en-US/ug573-ultrascale-memory-resources. (accessed February 4, 2019).

7 Series DSP48E1 Slice. User Guide, Xilinx, UG479. Available at: https://docs.xilinx.com/v/u/en-US/ug479_7Series_DSP48E1. (accessed March 27, 2018).

Intel® FPGA Development tools. Intel. Available: https://intel.de/content/www/de/de/software/programmable/soc-eds/overview.html. (accessed February 27, 2022).

Perepelitsyn, A., Shulga, D. FPGA technologies in medical equipment: Electrical impedance tomography. Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2013), 2013, pp. 1–4. DOI: 10.1109/EWDTS.2013.6673157.

Huang, G., Liu, Z., L. Van Der Maaten, Weinberger, K. Q. Densely Connected Convolutional Networks. Available at: https://doi.org/10.48550/arXiv.1608.06993. (accessed February 27, 2022).




DOI: https://doi.org/10.32620/aktt.2022.6.07