Aerospace Technic and Technology

The subject of study in this article is modern FPGA technologies for creation of projects and providing them as a services, as well as solutions for ensuring digital rights management of individual instances of the system. The goal is to analyze and improve technologies for ensuring the work of licensing mechanisms and prevention of unauthorized execution of IP-cores involved in the implementation of artificial intelligence (AI) systems in FPGA. Task: to analyze the process of prototyping artificial intelligence systems and providing them as a services using FPGA; to perform an analysis of the possibility of the implementation of a rental mechanism for artificial intelligence as a service based on FPGA with licensing of individual instances of the system; to analyze the possibilities of code protection for the description of the implementation of service rental mechanisms directly in the FPGA; to perform research of possible candidate elements that allow uniqueness identification of individual instances of the system or FPGA chip; and to provide practical example of the application of mechanisms for ensuring digital rights management for creation of artificial intelligence as a service project in FPGA. According to the tasks, the following results were obtained. The analysis of technological capabilities, tools and development environments, description and programming languages for the creation of artificial intelligence systems in the form of a service with hardware implementation is performed. The components of each level of FPGA-based AI service implementation are analyzed. An analysis of possible directions for ensuring digital rights management for AI services projects in FPGA is performed. The possibility of protecting the source code of the description of hardware solutions for the possibility of distribution using the IEEE-1735 encryption standard is analyzed. The integration of the encryption standard with the development environments is discussed. A search of options and possible solutions to ensure identification of the specific instance of the project based on FPGA chip is performed. A practical study of the use of the existing solution from Accelize company for ensuring digital rights management for IP-cores of projects for FPGA is performed. Conclusions. The main contribution and scientific novelty of the obtained results is in the provided results of the research of possible candidate elements that allow the detection of differences and identification of the FPGA uniqueness for the identification of the instance of the system. The proposed method of processing of data from the implementation of physical unclonable functions (PUF) in FPGA to ensure digital rights management is a principal new approach. The given relations between the levels of implementation of AI as a service based on FPGA show the hierarchy of components when building of such system.

Tetskyi, A., Kharchenko, V., & Uzun, D. Neural networks based choice of tools for penetration testing of web applications. Proceedings 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies, DESSERT 2018, 2018, pp. 402-405. DOI: 10.1109/DESSERT.2018.8409167.

Tetskyi, A., Kharchenko, V., & Uzun, D. Analysis of the Possibilities of Unauthorized Access in Content Management Systems Using Attack Trees. Proc. PhD Symposium at ICTERI 2018, Kyiv, Ukraine, May 14-17, 2018, CEUR-WS, vol. 2122, pp. 16-25.

Perepelitsyn, A., Kulanov, V., & Zarizenko, I. Method of QoS evaluation of FPGA as a service. Radioelectronic and Computer Systems, 2022, no. 4, pp. 153–160. DOI: 10.32620/reks.2022.4.12.

Vitis AI User Guide, Xilinx, UG1414 (v2.5). Available at: https://docs.xilinx.com/r/en-US/ug1414-vitis-ai. (accessed June 15, 2022).

Perepelitsyn, A. Method of creation of FPGA based implementation of Artificial Intelligence as a Service. Radioelektronni i komp'uterni sistemi – Radioelectronic and computer systems, 2023, no. 3, pp. 27-36. DOI: 10.32620/reks.2023.3.03.

Intellectual Property. IP Encryption. AMD. Available at: https://www.xilinx.com/products/intellectual-property/ip-encryption.html. (accessed July 30, 2023).

Kumari, B. A. S., Kulkarni, S. P., & Sinchana, C. G. FPGA Implementation of Neural Nets. International Journal of Electronics and Telecommunications, 2023, vol. 69, no. 3, pp. 599-604 DOI: 10.24425/ijet.2023.146513.

Perepelitsyn, A., Kasapien, Y., Fesenko, H., & Kharchenko, V. Technologies for Implementing of Artificial Intelligence as a Service based on Hardware Accelerators. Aviacijno-kosmicna tehnika i tehnologia – Aerospace technic and technology, 2022, no. 6, pp. 57-65. DOI: 10.32620/aktt.2022.6.07.

Ilyashov, O., Pokora, K., Diachenko, V., & Kovalenko, A. Future of FPGA – accelerating computations in data processing centers and clouds. Control, Navigation and Communication Systems, 2023, no. 2, pp. 106–112. DOI: 10.26906/SUNZ.2023.2.106.

Alveo Product Selection Guide, Data Center Accelerator Cards, Xilinx. Available at: https://www.xilinx.com/content/dam/xilinx/support/documents/selection-guides/alveo-product-selection-guide.pdf. (accessed February 28, 2023).

Perepelitsyn, A., Zarizenko, I., & Kulanov, V. FPGA as a Service Solutions Development Strategy. Proceedings 2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies, DESSERT 2020, 2020, pp. 376-380. DOI: 10.1109/DESSERT50317.2020.9125017.

Alveo U280 Data Center Accelerator Card User Guide, Xilinx, UG1314 (v1.3). Available at: https://docs.xilinx.com/r/en-US/ug1314-alveo-u280-reconfig-accel. (accessed February 28, 2023).

Alveo U50 Data Center Accelerator Card Data Sheet, Xilinx, DS965 (v1.7.1). Available at: https://www.xilinx.com/content/dam/xilinx/support/documents/data_sheets/ds965-u50.pdf. (accessed May 19, 2021).

Vitis HLS User Guide, Xilinx, UG1399 (v2021.1). Available at: https://docs.xilinx.com/r/en-US/ug1399-vitis-hls. (accessed August 5, 2021).

AI Engine Kernel Coding Best Practices, Xilinx, UG1079 (v2022.2). Available at: https://docs.xilinx.com/r/en-US/ug1079-ai-engine-kernel-coding.(accessed October 19, 2022).

Perepelitsyn, A., Fesenko, H., Kasapien, Y., & Kharchenko, V. Technological Stack for Implementation of AI as a Service based on Hardware Accelerators. Proceedings 2022 IEEE 12th International Conference on Dependable Systems, Services and Technologies, DESSERT 2022, 2022. 5 p. DOI: 10.1109/DESSERT58054.2022.10018615.

Vivado Design Suite User Guide. Creating and Packaging Custom IP, AMD, UG1118 (v2023.1). Available at: https://docs.xilinx.com/r/en-US/ug1118-vivado-creating-packaging-custom-ip (accessed May 30, 2023).

Peterson, Ed. Developing Tamper-Resistant Designs with UltraScale and UltraScale+ FPGAs, Xilinx, XAPP1098 (v1.4). Available at: https://www.xilinx.com/content/dam/xilinx/support/documents/application_notes/xapp1098-tamper-resist-designs.pdf. (accessed June 05, 2021).

Tan, T. H., Ooi, C. Y., & Marsono, M. N. drDRM: A PUF-Based Dynamically Reconfigurable DRM Mechanism for FPGA-Based Platform. 2018 Sixth International Symposium on Computing and Networking, CANDAR 2018, 2018. pp. 194-200. DOI: 10.1109/CANDAR.2018.00034.

FPGA-Centric Software Acceleration Made Easy. Available at: https://www.accelize.com/blog-fpga-centric-software-acceleration-made-easy (accessed May 23, 2022).